View CY7C008V05_4860105.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CY7C008V CY7C018V CY7C009V CY7C019V 3.3V 64K/128K x 8/9 Dual-Port Static RAM
CY7C008V/009V CY7C018V/019V
3.3V 64K/128K x 8/9 Dual-Port Static RAM
Features
* True Dual-Ported memory cells which allow simultaneous access of the same memory location * 64K x 8 organization (CY7C008) * 128K x 8 organization (CY7C009) * 64K x 9 organization (CY7C018) * 128K x 9 organization (CY7C019) * 0.35-micron CMOS for optimum speed/power * High-speed access: 15/20/25 ns * Low operating power -- Active: ICC = 115 mA (typical) -- Standby: ISB3 = 10 A (typical) * Fully asynchronous operation * Automatic power-down * Expandable data bus to 16/18 bits or more using Master/Slave chip select when using more than one device * On-chip arbitration logic * Semaphores included to permit software handshaking between ports * INT flag for port-to-port communication * Dual Chip Enables * Pin select for Master or Slave * Commercial and Industrial Temperature Ranges * Available in 100-pin TQFP
*
Pb-Free packages available
Logic Block Diagram
R/WL CE0L CE1L OEL CEL CER R/WR CE0R CE1R OER
I/O0L-I/O7/8L
[1]
8/9
8/9
[1]
I/O Control
I/O Control
I/O0R-I/O7/8R
A0L-A15/16L
[2]
16/17
Address Decode
16/17
True Dual-Ported RAM Array
Address Decode
16/17
16/17
A0R-A15/16R
[2]
A0L-A15/16L CEL OEL R/WL SEML BUSYL INTL
[3]
[2]
Interrupt Semaphore Arbitration
A0R-A15/16R CER OER R/WR SEMR
[3]
[2]
BUSYR INTR
M/S
Notes: 1. I/O0-I/O7 for x8 devices; I/O0-I/O8 for x9 devices. 2. A0-A15 for 64K devices; A0-A16 for 128K. 3. BUSY is an output in master mode and an input in slave mode.
Cypress Semiconductor Corporation Document #: 38-06044 Rev. *C
*
198 Champion Court
*
San Jose, CA 95134-1709 * 408-943-2600 Revised September 6, 2005
CY7C008V/009V CY7C018V/019V
Functional Description
The CY7C008V/009V and CY7018V/019V are low-power CMOS 64K, 128K x 8/9 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory. Each port has independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip select (CE) pin. The CY7C008V/009V and CY7018V/019V are available in 100-pin Thin Quad Plastic Flatpacks (TQFP).
Pin Configurations
100-Pin TQFP (Top View)
BUSYL BUSYR GND INTL INTR A0R A1R A2R A3R A4R A5R A6R M/S A6L A5L A4L A3L A2L A1L A0L NC NC NC NC NC 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 NC NC A7L A8L A9L A10L A11L A12L A13L A14L A15L [4] A16L VCC NC NC NC NC CE0L CE1L SEML R/WL OEL GND NC NC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 NC NC A7R A8R A9R A10R A11R A12R A13R A14R A15R A16R [4] GND NC NC NC NC CE0R CE1R SEMR R/WR OER GND GND NC
CY7C009V (128K x 8) CY7C008V (64K x 8)
I/O7L
I/O6L
I/O5L
I/O4L
I/O3L
I/O2L
I/O1L
I/O0L
I/O0R
I/O2R
I/O3R
I/O4R
I/O5R
I/O6R
I/O7R
GND
GND
GND
I/01R
NC
VCC
VCC
NC
NC
Note: 4. This pin is NC for CY7C008V.
Document #: 38-06044 Rev. *C
NC
Page 2 of 18
CY7C008V/009V CY7C018V/019V
Pin Configurations (continued)
100-Pin TQFP (Top View)
BUSYR BUSYL GND INTL INTR GND VCC A0R A1R A2R A3R A4R A5R A6R A1L M/S A6L A5L A4L A3L A2L A0L NC NC NC 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 NC NC A7L A8L A9L A10L A11L A12L A13L A14L A15L [5] A16L VCC NC NC NC NC CE0L CE1L SEML R/WL OEL GND NC NC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 NC NC A7R A8R A9R A10R A11R A12R A13R A14R A15R A16R [5] GND NC NC NC NC CE0R CE1R SEMR R/WR OER GND GND NC
CY7C019V (128K x 9) CY7C018V (64K x 9)
I/O0R
I/O2R
I/O3R
I/O4R
I/O5R
I/O6R
I/O7R
I/O8R
GND
GND
GND
I/01R
VCC
VCC
NC
I/O8L
I/O7L
I/O6L
I/O5L
I/O4L
I/O3L
I/O2L
I/O1L
Selection Guide
CY7C008V/009V CY7C018V/019V -15 Maximum Access Time Typical Operating Current Typical Standby Current for ISB1 (Both ports TTL level) Typical Standby Current for ISB3 (Both ports CMOS level)
Note: 5. This pin is NC for CY7C018V.
I/O0L
CY7C008V/009V CY7C018V/019V -20 20 120 35 10 A
CY7C008V/009V CY7C018V/019V -25 25 115 30 10 A
NC
Unit ns mA mA A
15 125 35 10 A
Document #: 38-06044 Rev. *C
Page 3 of 18
CY7C008V/009V CY7C018V/019V
Pin Definitions
Left Port CE0L, CE1L R/WL OEL A0L-A16L I/O0L-I/O8L SEML INTL BUSYL M/S VCC GND NC R/WR OER A0R-A16R I/O0R-I/O8R SEMR INTR BUSYR Right Port CER, CE1R Read/Write Enable Output Enable Address (A0-A15 for 64K devices and A0-A16 for 128K devices) Data Bus Input/Output (I/O0-I/O7 for x8 devices and I/O0-I/O8 for x9) Semaphore Enable Interrupt Flag Busy Flag Master or Slave Select Power Ground No Connect DC Input Voltage ..................................... -0.5V to VCC+0.5V Output Current into Outputs (LOW)............................. 20 mA Static Discharge Voltage........................................... >1100V Latch-Up Current .................................................... >200 mA Description Chip Enable (CE is LOW when CE0 VIL and CE1 VIH)
Maximum Ratings[6]
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .................................-65C to +150C Ambient Temperature with Power Applied.............................................-55C to +125C Supply Voltage to Ground Potential ............... -0.5V to +4.6V DC Voltage Applied to Outputs in High Z State............................-0.5V to VCC+0.5V
Operating Range
Range Commercial Industrial[7] Ambient Temperature 0C to +70C -40C to +85C VCC 3.3V 300 mV 3.3V 300 mV
Notes: 6. The Voltage on any input or I/O pin cannot exceed the power pin during power-up. 7. Industrial parts are available in CY7C009V and CY7C019V only.
Document #: 38-06044 Rev. *C
Page 4 of 18
CY7C008V/009V CY7C018V/019V
Electrical Characteristics Over the Operating Range
CY7C008V/009V CY7C018V/019V -15 Parameter VOH VOL VIH VIL IIX IOZ ICC ISB1 ISB2 ISB3 ISB4 Description Output LOW Voltage (VCC = Min., IOH = +4.0 mA) Input HIGH Voltage Input LOW Voltage Input Leakage Current Output Leakage Current Operating Current (VCC=Max. IOUT = 0 mA) Outputs Disabled Standby Current (Both Ports TTL Level) CEL & CER VIH, f = fMAX Standby Current (One Port TTL Level) CEL | CER VIH, f = fMAX Standby Current (Both Ports CMOS Level) CEL & CER VCC - 0.2V, f = 0 Com'l. Ind.
[7]
-20 2.4 0.4 0.4 2.2 0.8 0.8 -5 -10 120 140 35 45 75 85 10 10 70 80 5 10 175 195 45 55 110 120 250 250 95 105 -5 -10 5 10 2.2 2.4
-25 V 0.4 0.8 5 10 115 30 65 10 60 165 40 95 250 80 V V V A A mA mA mA mA mA mA A A mA mA
Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit
Output HIGH Voltage (VCC = Min., IOH = -4.0 mA) 2.4 2.2 -5 -10 125 35 80 10 75
185 50 120 250 105
Com'l. Ind.[7] Com'l. Ind.
[7]
Com'l. Ind.[7]
Standby Current (One Port CMOS Level) Com'l. CEL | CER VIH, f = fMAX[8] Ind.[7]
Capacitance[9]
Parameter CIN COUT Description Input Capacitance Output Capacitance Test Conditions TA = 25C, f = 1 MHz, VCC = 3.3V Max. 10 10 Unit pF pF
AC Test Loads and Waveforms
3.3V 3.3V R1 = 590 OUTPUT C = 30 pF R2 = 435 OUTPUT C = 30 pF VTH = 1.4V RTH = 250 OUTPUT C = 5 pF R2 = 435 R1 = 590
(a) Normal Load (Load 1)
(b) Thevenin Equivalent (Load 1) ALL INPUT PULSES
3.0V GND 10% 3 ns 90% 90% 10% 3 ns
(c) Three-State Delay (Load 2) (Used for tLZ, tHZ, tHZWE, & tLZWE including scope and jig)
Notes: 8. fMAX = 1/tRC = All inputs cycling at f = 1/tRC (except output enable). f=0 means no address or control lines change. This applies only to inputs at CMOS level standby ISB3. 9. Tested initially and after any design or process changes that may affect these parameters.
Document #: 38-06044 Rev. *C
Page 5 of 18
CY7C008V/009V CY7C018V/019V
Switching Characteristics Over the Operating Range[10]
CY7C008V/009V CY7C018V/019V -15 Parameter READ CYCLE tRC tAA tOHA tACE[11] tDOE tLZOE
[12, 13, 14]
-20 Max. Min. 20 15 20 3 15 10 20 12 3 10 12 3 10 12 0 15 15 20 20 20 16 16 0 0 17 12 0 10 12 3 30 25 15 15 15 15 40 30 20 20 20 16 5 0 5 0 3 25 20 20 0 0 22 15 0 0 3 3 3 Max. Min. 25
-25 Max. Unit ns 25 25 13 15 15 25 25 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 15 50 35 20 20 20 17 ns ns ns ns ns ns ns ns ns ns
Description Read Cycle Time Address to Data Valid Output Hold From Address Change CE LOW to Data Valid OE LOW to Data Valid OE LOW to Low Z OE HIGH to High Z CE LOW to Low Z CE HIGH to High Z CE LOW to Power-Up CE HIGH to Power-Down Byte Enable Access Time Write Cycle Time CE LOW to Write End Address Valid to Write End Address Hold From Write End Address Set-Up to Write Start Write Pulse Width Data Set-Up to Write End Data Hold From Write End R/W LOW to High Z R/W HIGH to Low Z Write Pulse to Data Delay Write Data Valid to Read Data Valid
[16]
Min. 15 3
3 3 0
tHZOE[12, 13, 14] tLZCE[12, 13, 14] tHZCE[12, 13, 14] tPU[14] tPD[14] tABE[11] WRITE CYCLE tWC tSCE[11] tAW tHA tSA[11] tPWE tSD tHD tHZWE[13, 14] tLZWE[13, 14] tWDD[15] tDDD[15] BUSY TIMING tBLA tBHA tBLC tBHC tPS tWB
15 12 12 0 0 12 10 0 3
BUSY LOW from Address Match BUSY HIGH from Address Mismatch BUSY LOW from CE LOW BUSY HIGH from CE HIGH Port Set-Up for Priority R/W HIGH after BUSY (Slave) 5 0
Notes: 10. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified IOI/IOH and 30-pF load capacitance. 11. To access RAM, CE = L, UB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire tSCE time. 12. At any given temperature and voltage condition for any given device, tHZCE is less than tLZCE and tHZOE is less than tLZOE. 13. Test conditions used are Load 2. 14. This parameter is guaranteed by design, but it is not production tested.For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform. 15. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform. 16. Test conditions used are Load 1.
Document #: 38-06044 Rev. *C
Page 6 of 18
CY7C008V/009V CY7C018V/019V
Switching Characteristics Over the Operating Range[10] (continued)
CY7C008V/009V CY7C018V/019V -15 Parameter tWH tBDD[17] tINS tINR tSOP tSWRD tSPS tSAA Description R/W HIGH after BUSY HIGH (Slave) BUSY HIGH to Data Valid
[16]
-20 Max. 15 15 15 Min. 15 20 20 20 10 5 5 15 20 12 5 5 Max. Min. 17
-25 Max. 25 20 20 Unit ns ns ns ns ns ns ns 25 ns
Min. 13
INTERRUPT TIMING
INT Set Time INT Reset Time SEM Flag Update Pulse (OE or SEM) SEM Flag Write to Read Time SEM Flag Contention Window SEM Address Access Time 10 5 5
SEMAPHORE TIMING
Data Retention Mode
The CY7C008V/009V and CY7018V/019V are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention: 1. Chip enable (CE) must be held HIGH during data retention, within VCC to VCC - 0.2V. 2. CE must be kept between VCC - 0.2V and 70% of VCC during the power-up and power-down transitions. 3. The RAM can begin operation >tRC after VCC reaches the minimum operating voltage (3.0 volts).
Timing
Data Retention Mode VCC 3.0V VCC > 2.0V 3.0V tRC
V IH
CE
VCC to VCC - 0.2V
Parameter ICCDR1
Test Conditions[18] @ VCCDR = 2V
Max. 50
Unit A
Notes: 17. tBDD is a calculated parameter and is the greater of tWDD-tPWE (actual) or tDDD-tSD (actual). 18. CE = VCC, Vin = GND to VCC, TA = 25C. This parameter is guaranteed but not tested.
Document #: 38-06044 Rev. *C
Page 7 of 18
CY7C008V/009V CY7C018V/019V
Switching Waveforms
Read Cycle No.1 (Either Port Address Access)[19, 20, 21]
tRC ADDRESS tOHA DATA OUT tAA DATA VALID tOHA
PREVIOUS DATA VALID
Read Cycle No.2 (Either Port CE/OE Access)[19, 22, 23]
CE tACE tDOE tLZOE DATA OUT tLZCE tPU ICC CURRENT ISB tPD DATA VALID tHZCE tHZOE
OE
Read Cycle No. 3 (Either Port)[19, 21, 22, 23]
tRC ADDRESS tAA tOHA
tLZCE tABE CE tACE tLZCE DATA OUT tHZCE
Notes: 19. R/W is HIGH for read cycles. 20. Device is continuously selected CE = VIL. This waveform cannot be used for semaphore reads. 21. OE = VIL. 22. Address valid prior to or coincident with CE transition LOW. 23. To access RAM, CE = VIL, SEM = VIH. To access semaphore, CE = VIH, SEM = VIL.
Document #: 38-06044 Rev. *C
Page 8 of 18
CY7C008V/009V CY7C018V/019V
Switching Waveforms (continued)
Write Cycle No. 1: R/W Controlled Timing[24, 25, 26, 27]
tWC ADDRESS tHZOE [29] OE tAW CE
[28]
tSA R/W tHZWE[29] DATA OUT NOTE 30
tPWE[27]
tHA
tLZWE NOTE 30 tSD tHD
DATA IN
Write Cycle No. 2: CE Controlled Timing[24, 25, 26, 31]
tWC ADDRESS tAW CE
[28]
tSA R/W
tSCE
tHA
tSD DATA IN
tHD
Notes: 24. R/W must be HIGH during all address transitions. 25. A write occurs during the overlap (tSCE or tPWE) of a LOW CE or SEM. 26. tHA is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle. 27. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tPWE or (tHZWE + tSD) to allow the I/O drivers to turn off and data to be placed on the bus for the required tSD. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tPWE. 28. To access RAM, CE = VIL, SEM = VIH. 29. Transition is measured 500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested. 30. During this period, the I/O pins are in the output state, and input signals must not be applied. 31. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
Document #: 38-06044 Rev. *C
Page 9 of 18
CY7C008V/009V CY7C018V/019V
Switching Waveforms (continued)
Semaphore Read After Write Timing, Either Side[32]
tSAA A0-A2 VALID ADRESS tAW SEM tSCE tSD I/O 0 tSA R/W tSWRD OE WRITE CYCLE tSOP READ CYCLE tDOE DATAIN VALID tPWE tHD DATAOUT VALID tHA tSOP VALID ADRESS tACE tOHA
Timing Diagram of Semaphore Contention[33, 34, 35]
A0L-A2L MATCH
R/WL SEML tSPS A0R-A2R MATCH
R/WR SEMR
Notes: 32. CE = HIGH for the duration of the above timing (both write and read cycle). 33. I/O0R = I/O0L = LOW (request semaphore); CER = CEL = HIGH. 34. Semaphores are reset (available to both ports) at cycle start. 35. If tSPS is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.
Document #: 38-06044 Rev. *C
Page 10 of 18
CY7C008V/009V CY7C018V/019V
Switching Waveforms (continued)
Timing Diagram of Read with BUSY (M/S=HIGH)[36]
tWC ADDRESSR R/WR MATCH tPWE tSD DATA INR tPS ADDRESSL MATCH tBLA BUSYL tDDD DATAOUTL tWDD VALID VALID tHD
tBHA tBDD
Write Timing with Busy Input (M/S=LOW)
R/W tWB tPWE
BUSY
tWH
Note: 36. CEL = CER = LOW.
Document #: 38-06044 Rev. *C
Page 11 of 18
CY7C008V/009V CY7C018V/019V
Switching Waveforms (continued)
Busy Timing Diagram No. 1 (CE Arbitration)[37] CEL Valid First:
ADDRESSL,R CEL tPS ADDRESS MATCH
CER
tBLC BUSYR
tBHC
CER Valid First:
ADDRESSL,R CER tPS ADDRESS MATCH
CEL
tBLC BUSYL
tBHC
Busy Timing Diagram No. 2 (Address Arbitration)[37] Left Address Valid First:
tRC or tWC ADDRESSL ADDRESS MATCH tPS ADDRESSR tBLA BUSYR tBHA ADDRESS MISMATCH
Right Address Valid First:
tRC or tWC ADDRESSR ADDRESS MATCH tPS ADDRESSL tBLA BUSYL tBHA ADDRESS MISMATCH
Note: 37. If tPS is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.
Document #: 38-06044 Rev. *C
Page 12 of 18
CY7C008V/009V CY7C018V/019V
Switching Waveforms (continued)
Interrupt Timing Diagrams Left Side Sets INTR:
ADDRESSL CEL R/WL INTR tINS [39]
tWC WRITE FFFF (1FFFF for CY7C009V/19V) tHA[38]
Right Side Clears INTR:
ADDRESSR CER tINR [39] R/WR OER INTR
tRC
READ FFFF (1FFFF for CY7C009V/19V)
Right Side Sets INTL:
tWC ADDRESSR CER R/WR INTL tINS[39] WRITE FFFE (1FFFF for CY7C009V/19V) tHA[38]
Right Side Clears INTL:
ADDRESSR CEL tINR[39] R/WL OEL INTL
Notes: 38. tHA depends on which enable pin (CEL or R/WL) is deasserted first. 39. tINS or tINR depends on which enable pin (CEL or R/WL) is asserted last.
tRC
READ 1FFE (1FFFF for CY7C009V/19V)
Document #: 38-06044 Rev. *C
Page 13 of 18
CY7C008V/009V CY7C018V/019V
Architecture
The CY7C008V/009V and CY7018V/019V consist of an array of 64K and 128K words of 8 and 9 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device. Busy The CY7C008V/009V and CY7018V/019V provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within tPS of each other, the busy logic will determine which port has access. If tPS is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission. BUSY will be asserted tBLA after an address match or tBLC after CE is taken LOW. Master/Slave A M/S pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (tBLC or tBLA), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave. Semaphore Operation The CY7C008V/009V and CY7018V/019V provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports.The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for tSOP before attempting to read the semaphore. The semaphore value will be available tSWRD + tDOE after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request. Semaphores are accessed by asserting SEM LOW. The SEM pin functions as a chip select for the semaphore latches (CE must remain HIGH during SEM LOW). A0-2 represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect. When writing to the semaphore, only I/O0 is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations. When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output Document #: 38-06044 Rev. *C Page 14 of 18
Functional Description
Write Operation Data must be set up for a duration of tSD before the rising edge of R/W in order to guarantee a valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the CE pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in Table 1. If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port tDDD after the data is presented on the other port. Read Operation When reading the device, the user must assert both the OE and CE pins. Data will be available tACE after CE or tDOE after OE is asserted. If the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the CE pin, and OE must also be asserted. Interrupts The upper two memory locations may be used for message passing. The highest memory location (FFFF for the CY7C008/18, 1FFFF for the CY7C009/19) is the mailbox for the right port and the second-highest memory location (FFFE for the CY7C008/18, 1FFFE for the CY7C009/19) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined. Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it. If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin. The operation of the interrupts and their interaction with Busy are summarized in Table 2.
CY7C008V/009V CY7C018V/019V
register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within tSPS of each other, the semaphore will Table 1. Non-Contending Read/Write Inputs CE H H X H L L L H L X R/W X H X OE X L H X L X X SEM H L X L H H L Outputs I/O0-I/O8 High Z Data Out High Z Data In Data Out Data In Deselected: Power-Down Read Data in Semaphore Flag I/O Lines Disabled Write into Semaphore Flag Read Write Not Allowed Operation definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.
Table 2. Interrupt Operation Example (assumes BUSYL = BUSYR = HIGH)[40] Left Port Function Set Right INTR Flag Reset Right INTR Flag Set Left INTL Flag Reset Left INTL Flag R/WL L X X X CEL L X X L OEL X X X L A0L-16L FFFF (or 1FFFF) X X FFFE (or 1FFFE) INTL X X L[41] H[42] R/WR X X L X CER X L L X Right Port OER X L X X A0R-16R X FFFF (or 1FFFF) FFFE (or 1FFFE) X INTR L[42] H[41] X X
Table 3. Semaphore Operation Example Function No action Left port writes 0 to semaphore Right port writes 0 to semaphore Left port writes 1 to semaphore Left port writes 0 to semaphore Right port writes 1 to semaphore Left port writes 1 to semaphore Right port writes 0 to semaphore Right port writes 1 to semaphore Left port writes 0 to semaphore Left port writes 1 to semaphore I/O0-I/O8 Left 1 0 0 1 1 0 1 1 1 0 1 I/O0-I/O8Right 1 1 1 0 0 1 1 0 1 1 1 Semaphore free Left Port has semaphore token No change. Right side has no write access to semaphore Right port obtains semaphore token No change. Left port has no write access to semaphore Left port obtains semaphore token Semaphore free Right port has semaphore token Semaphore free Left port has semaphore token Semaphore free Status
Notes: 40. A0L-16L and A0R-16R, 1FFFF/1FFFE for the CY7C009V/19V. 41. If BUSYR = L, then no change. 42. If BUSYL = L, then no change.
Document #: 38-06044 Rev. *C
Page 15 of 18
CY7C008V/009V CY7C018V/019V
Ordering Information
64K x8 3.3V Asynchronous Dual-Port SRAM Speed (ns) 15 20 25 Ordering Code CY7C008V-15AC CY7C008V-20AC CY7C008V-25AC CY7C008V-25AXC Package Name A100 A100 A100 A100 Package Type 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Pb-Free Thin Quad Flat Pack Operating Range Commercial Commercial Commercial
64K x9 3.3V Asynchronous Dual-Port SRAM Speed (ns) 15 20 25 Ordering Code CY7C018V-15AC CY7C018V-20AC CY7C018V-25AC Package Name A100 A100 A100 Package Type 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack Operating Range Commercial Commercial Commercial
128K x8 3.3V Asynchronous Dual-Port SRAM Speed (ns) 15 20 Ordering Code CY7C009V-15AC CY7C009V-15AXC CY7C009V-20AC CY7C009V-20AI CY7C009V-20AXI 25 CY7C009V-25AC CY7C009V-25AXC Package Name A100 A100 A100 A100 A100 A100 A100 Package Type 100-Pin Thin Quad Flat Pack 100-Pin Pb-Free Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Pb-Free Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Pb-Free Thin Quad Flat Pack Commercial Commercial Industrial Operating Range Commercial
128K x9 3.3V Asynchronous Dual-Port SRAM Speed (ns) 15 20 Ordering Code CY7C019V-15AC CY7C019V-15AXC CY7C019V-20AC CY7C019V-20AXC CY7C019V-20AI CY7C019V-20AXI 25 CY7C019V-25AC CY7C019V-25AXC Package Name A100 A100 A100 A100 A100 A100 A100 A100 Package Type 100-Pin Thin Quad Flat Pack 100-Pin Pb-Free Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Pb-Free Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Pb-Free Thin Quad Flat Pack 100-Pin Thin Quad Flat Pack 100-Pin Pb-Free Thin Quad Flat Pack Commercial Industrial Commercial Operating Range Commercial
Document #: 38-06044 Rev. *C
Page 16 of 18
CY7C008V/009V CY7C018V/019V
Package Diagram
100-Pin Thin Plastic Quad Flat Pack (TQFP) A100 100-Pin Pb-Free Thin Plastic Quad Flat Pack (TQFP) A100
51-85048-*B
All products and company names mentioned in this document may be the trademarks of their respective holders.
Document #: 38-06044 Rev. *C
Page 17 of 18
(c) Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
CY7C008V/009V CY7C018V/019V
Document History Page
Document Title: CY7C008V/009V, CY7C018V/019V 3.3V 64K/128K X 8/9 Dual Port Static RAM Document Number: 38-06044 REV. ** *A *B *C ECN NO. 110192 113541 122294 393440 Issue Date 09/29/01 04/15/02 12/27/02 See ECN Orig. of Change SZV OOR RBI YIM Description of Change Change from Spec number: 38-00669 to 38-06044 Change pin 85 from BUSYL to BUSYR (pg. 3) Power up requirements added to Maximum Ratings Information Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C008V-25AXC, CY7C009V-15AXC, CY7C009V-20AXI, CY7C009V-25AXC, CY7C019V-15AXC, CY7C019V-20AXC, CY7C019V-20AXI, CY7C019V-25AXC
Document #: 38-06044 Rev. *C
Page 18 of 18

▲Up To Search▲

Price & Availability of CY7C008V05

	To Download CY7C008V05 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .